Jobs › Jobs › Senior Process Integration Engineer, Photonic and Semiconductor Devices
Santa Clara, CA (Bay Area) · Full-time · USD 147k–202.5k · O-1A fit

Senior Process Integration Engineer, Photonic and Semiconductor Devices

Global semiconductor and display manufacturing equipment company, Bay Area

Santa Clara, CA (Bay Area)On-siteFull-timeSeniorO-1A fitAdded week of Nov 9, 2026
Real postingModeled on a real U.S. posting from September 2026 · employer not named · apply to be matched with employers hiring for this role.
EmployerGlobal semiconductor and display manufacturing equipment company, Bay Area (not named)
LocationSanta Clara, CA (Bay Area) · On-site
Type & levelFull-time · Senior
PayUSD 147k–202.5k
Source: pay range stated in the source posting
Visa pathO-1A fit
Role familyProcess Integration Engineer (Advanced Node)

About the role

This role leads process integration for advanced semiconductor and photonic devices aimed at high-performance interconnect. The engineer turns device architectures and layouts into manufacturable process flows across development and pilot manufacturing. The work links R&D, process engineering, design and production teams.

What you'll do

  • Lead process integration for advanced semiconductor and photonic devices
  • Translate device architectures and layouts into robust, manufacturable process flows
  • Run rapid proof-of-concept and prototyping builds
  • Define and track critical process parameters and integration metrics with module owners
  • Own end-to-end flow execution including build scheduling, risk assessment and readiness
  • Drive yield improvement, SPC and continuous improvement, and work with outside vendors and customers

Requirements

  • Ph.D. in electrical engineering, materials science, physics or a related field (a master's with relevant industry experience may be considered)
  • Strong semiconductor process integration experience in a leading fab or foundry
  • Solid grasp of unit processes such as lithography, etch, thin film deposition, metallization, implant and CMP
  • Strong experience in yield analysis, metrology and SPC
  • Experience with simulation and design tools such as Cadence, KLayout, AutoCAD, SolidWorks, COMSOL and ANSYS
  • Proven ability to work in matrixed, cross-functional teams

Nice to have

  • Experience with photonic devices, co-packaged optics or optical interconnect
  • Background in advanced packaging and heterogeneous integration

Pay & benefits

USD 147k–202.5k. The posting mentions a comprehensive benefits package, possible bonus and stock award eligibility, and relocation eligibility.

Pay source: pay range stated in the source posting. Market data, not an offer from O1DMatch.

Visa path

Process integration engineers often support O-1A cases with patents, publications, conference talks, peer review, documented technical leadership, and high compensation relative to peers. The posting states no citizenship restriction. An employer like this or a U.S. agent can file the petition, and approval is never certain.

How to get matched

  1. Take the free eligibility checkAn AI review of your background against the eight O-1 criteria, at check.o1dmatch.com.
  2. Create your profile with code WORKWITHUSIt unlocks the Starter plan at no cost. Tell us your field and the work you do today.
  3. Upload your evidenceEach document is sorted under the criterion it supports, and your criteria map shows what is still missing.
  4. Get matchedWe match strong profiles with U.S. employers hiring for roles like this one. Gigs you confirm with verified companies count toward your itinerary, and at a score of 75 we connect you with an immigration attorney.

This listing describes a real U.S. posting so you can see what employers ask for. O1DMatch does not represent that employer and does not hold this opening; applying matches you with employers hiring for this kind of role. No visa outcome is promised.

← Back to all jobs · More Semiconductors roles →